This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP; BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

((1)) 尼亚医斯林氏 (丁亨)

m公開特許公報 (A)

(1)10日共生建立规定等

特開平8-125066 (13)2KB #REK (1996) 5A17B

(\$1) far CI. "

互刺記号 疗内复理器号

FΙ

压紧器乐量所

HOIL 13/11

13/:1

A 6921-4E

HOIL 23/12

審室禁水 永算水 非水原の取る FD (全7度)

(11)出版6号

MM#6-284536

()2)比爾日

平成6年(1994)10月26日

(71)出版人 000002897

大日本即到薛宝金社

医双征矫挛医示号位反称一丁章 1 第 1 号

(72)免明年 八木 岩

黑京都新度区市省北京和一丁目 1 8 1 年

大日本印刷器式金达内

(72)兒典者 异田 证章

医双性新霉医斯多加发灯一丁目 1 卷 1 号


大日本即制件区会社内


(74)代理人 异理士 小笠 炒美

(54) 【見明の名称】推算制止型半年年以前とそれに用いられるリードフレーム。及び推算対止型半年年末間の製造方法

(57) (夏約)

【目的】 支なる智慧対止数率減体を思め来来な化、本板能化が求められている中、本体体を選バッケージッイズにおけるチップの占有をモ上げ、キは体を置め小型化に対応させ、共同に従来のTSOP等の小型パッケージに翻載であった支なる多ピン化を実表した智慧が止髪中等体部型を提供する。





(以アオスのヒ世)

。 (按求项1) 牛果化生子后在于外内医院 牛品化生子 の選子と応気的には終するための内を選子材と、本書は 並子の双子町の正へ正文してたがへと向くたま包持への 住民のための外部電子部と、同記内部電子製と外製電子 越とも連ねずる状況リードのとも一体としたリード量も 在禁煙、地球はなれ程を介して、出せしてなけており、 · 且つ。回見甚ば与への大名のためり4 田からなる方は名 後を向記録なのをリードの力制は子郎に延耳させ、少な くとも前記年田からなられれる区の一部は非際記より外。10 対象数子数面に半田からなられば、発達も打撃する工作。 移に最出させて思けていることも特定とても取扱り止急 中语体 2 念。

【建水理2) - 建水准1において、半晶体象子の双子は 半級はま子の双子匠の一片の辺の時中心似実上にそって 配属されており、リードがは沈立の双子を承むように対 内し刃記一対の辺にないかけられていることを共産とす 专出路到止型中运体负责。

【建筑項3】 単名体気子の電子と電気的に口具するた めの内部双子部と、外部区別と意及するための方針双子 部と、 航記内型電子部と外型電子配とも運転する指表リー18 ード部とを一体とし、ほガ鼠囃子針を、頂皮リード型を 介して、リードフレーム面から年交する一方向側に女出 きせ。 対向し先は部向士で置は都を介しては其する一封 7内郡政子郡を攻撃だけており、立つ、 3月軍卒千里の 今朝で、 ほ欢リード思と並なし、一年として全年を保持 「る外給配を取けていることを異定とするリードフレー

【魏宋·张4】 单进作案子的属于例的图片,单进作象子 1 菓子と考衣的に意味するための内を菓子群と、半まは 子の紹子側の面へ直交してお祭へと向くお記包祭への 30 親のための外型以下部と、北京内部は千型と方部電子 とも遺跡するは成り一ド車とモー体とした万里のリー 新とそ、心縁圧を利用そのして、色々してなけてお . 旦つ。匝部基ビ写への実尽のためのキ田からなられ 電磁を放記性性のもリードの力量は子器に直絡をせ、 なくともの記年田からなるの意名組の一般は智慧部と 外部に高出させて及けている省政対正型平道外名書の 2万単であって、少なくとも、 (人) エッテング加工 で、単帯体質子の電子とな気的にお願するための内容 予部と、外部回路と投資するための外部電子部と、収 (4) 7部親子部と外部は午野と七世界でらはボリード的と - 体とし、双外製造予収を、存成リード配を介して、 - ドフレーム面から反文する一方内的に只比させ、オ - 先級製鋼土で運路銀モ介しては数する一分の穴型基 5.毛杖反応けており、点つ、もれ草を子供のお供で、 !リード群と連絡し、一年として全年を年降するかか 及けているリードフレームモル都する工程。(B) (リードフレームの外製菓子書柄でない節(書紙)に :好を設け、打ちなき食型により、丸肉する内質電子

けられた地界はどそれちばず、リートフレームの北を3 かれた部分が平台は30千の第三部にてきょうにして、40 延度単移を打して、リートフレーム全点を主心はネネベ 万むてろ工世。(C)リードフレームの九万式モ会し不 星の転分を打ちはまま型によりの試料ニエッニ性。 (D) 年本は果子の電子試と、切断を力で、そのはまた へ反射された内包は子供の先端就とモワイナポンディン グしたほに、形理によりた区界子配匠のみそれ区に自出 ラヴェキは毛料止する工程。 (E) 取扱が形にな出した

とも含むことを中面とする原理料止症をよななほのだと 万压.

(見勢のお話な反射)

100011

(産業上の利用分針) 本民味は、 半点なま子をなどでも 御政計止数の中心は名位(ブラステックバッケージ)に 詳し、共に、実は正広を向上させ、立つ、多ピン化に対 応できる本色の名誉とその料止方法に成てる。

[0002] 【従来の任訴】近年、年課世界宣は、不具性化、小型化 住所の進歩と電子を封の末性軟化と見存足小化の傾向 (角皮) から、LSIのASICに代表でれるように、 ますます本島は化、本統的化になってきている。これに はい。リードフレームモ無いた対止型の平高なまなごう ステックパッケージにおいても、その年兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく ヒ 6 まと) のような意思実装型のパッケージモ 程で、TSOP (Tin Small Outline

Package) の以及による常型化モ王母としたパ ッケージの小型化へ、さらにはパッケージ内閣の3 4元 化によるテップな的効果由上を書めとしたLOC(Le ad On Chip) の鉄道へと底成してでた。しか し、御覧到止型単端は基度パッケージには、本気技化。 黒田鶴化とともに、夏に一層の多ピン化、異型化、小包 化が求めらており、上記収集のパッケージにおいてもテ ップ九県部分のリードの引き回しがあるため、パッケー ジの小型化に触界が見えてせた。また、TSOPBの小 型パッケージにおいては、リードの引き回し、ピンピッ テからタピン化に対しても経界が見えてまた。

100001

【発明が解放しようとする無難】 上記のように、見なる 複数針止型半点の無無視の無無視化、存储能化が求められ ており、新庭到止型半端在禁止パッケージの一層の多と ン化、産製化、小製化が出められている。当見味は、こ のような状況のもと、年齢食品量パッケージサイズにお けるテップのる女子を上げ、中は日本区の小型化に対応 させ、国共高低への大量高度を低減でです。から、国共 基底への実験を収を向上させることができる自身料止型 士を接続する遺紀部とは遺紀部に対応する位置に立(1) きは作品区を投票しようとするものである。また、内内

. ..

に位見のTSOPSの小型パッテージに困発であった更 なる多ピン化も実現しようとてろしのである。

【は越モが灰丁さたのの年段】 本見紙の樹厚封止要する 体基理は、平高体系子の双子側の節に、平高体宏子の論 子と写象的に基故するための内質是子部と、半過な妻子 の以子町の面へ正交して方数へと向くが以后対への背段 のための外部電子群と、前記内部電子群と外部電子駅と モ運発する技技リード部とモー体とした狂気のリード的 とで、蛇絲は草料屋を介して、密撃して取けており、直 10 つ、区は高は与への実なのためのキ田からなる方は名氏 モ幻足な女の古リードの力量は子包に温程させ、少なく とも氏記を田からなるの言葉医の一葉は保険症よりの部 に裏出をせて立けていることを特定とするものである。 心。上紀において、内部ボデ貫と力を紹子配とモーなと した双型のリード型の配列を中枢は3千の第千副節上に 二次元的に配列し、カガスを打モキ出ポールにて元式で SCEELDBCA (Ball Cric Arra ソ) タイプの形容別止型半端は基準とすることしてき

【0005】そして、上足において、年度は京子の電子 は半端弁ま子の維子節の一弁の辺の耳中心部端上にそっ て配益されており、リード部は営業の紹子を挟むように 対向し収記一対の辺に沿いなけられていることを負罪と するものである。また、本党時のリードフレームは、訳 韓針止型半導体基金用のリードフレームであって、半点 体菓子の菓子と電気的に基立するための内部菓子群と、 外部国际と注釈するための外部総子部と、 約2次部総子 部と外部属子部とそ近はするは取り一ド部とモー体と レーム節から甚交する一方向側に交出させ、対向し気道 部開士で連絡部を介して世界する一対の内部位子部を及 私政けており、点つ、も外部電子部の外側で、は戻り一 ド部と連絡し、一体として全体を保持する外の部を設け ていることを共産とするものである。点、上記リードフ レームにおいて、内部電子器と力部電子器とそれを基础 する技術リード部とモー体とした最みを改乱リードフレ ーム部に二次元的に配入するしておよすることによりB GA (Ball Grid Array) 9470ED 対止数年塔存在産業のリードフレームとすることもでき 18 8.

【0006】本民歌の歌群對止從中華体及從の製造方法 は、中部作業子の粒子側の値に、甲基件菓子の菓子と草 気的に無路するための内部発子部と、中華は京子の菓子 何の心へ区交してガヨへと向くガジ回答への登成のため の外部は子祭と、山戸内部は子書と外部は子書とを正は する強敵リード部とモー你とした友象のリード部とモ、 絶難技者付着を介して、既応して記けており、立つ、途 等高質等への実生のための本田からなられまを呈そ女兄 を食のちり一ドのガスは子供にはなさせ、 ルカノン・ハーバ

.

足を色からなどの意味を向っては収録的ようの数に可と させて低けている動を対点なる連の名字の製法方はです って、少なくとも、(A)ニッテングはまにて、 年級 G ま子の本子と名気的にははてうための内部,電子部と、方 第四年と月戌十ろたのの九名左子郎と、 和足内部 故子皇 とれれ以子郎とを達れてる方だりード記とを一年とし、 はお針双子郎を、ひ及りード郎を介して、 リード フレー ム都から正文する一万円的に兵出させ、 月回し 先輩 駅内 主て書は貫毛力しては戻する一月の内屋双子 釘を 花電 章 けており、直つ、もれ葉葉子獣のお飲で、皮膚リート群 と連絡し、一体として全身も保持する力に死を忘りてい ろりードフレームモガロてる工士。(8) お足 リードフ レームのガ星は子芸剣でない器(左貫) に 地景 尽 を R け、打ちなき金型により、対向する内部ル子の風士を放 数する連絡部と試験は既に対応する位配に設けられた地 ゃねとも打ちはせ、リードフレームの打ちはかれた形分 が年後は年子の菓子葉にくるようにして、歌記は春秋モ 介して、リードフレーム全年モキははま子へ信息する工 権。 (C) リードフレームの力や貫を含む不製の餌分を 打ち女を全型により切断対益する工程。(D) 平編体景 子の足子氏と。切断されて、キョルま子へな 歌さ れた内 延載子型の先輩部とモワイヤボンデイングしたほに、 例 雄によりの思議子が匿のみその単に意比させて全体を封 止する工程。(E)数記が長に貫出した外部粒子製造に 中田からなうが住宅をもかねする工程。 とそさ ひことも 特殊とするものである。

(0007)

【作集】本民間の報為対止変半導弁を改は、上記のよう な状態に下ることにより、半常体収度パッケージサイズ し、私お奴隷守護を、徒取リード部を介して、リードラー18 におけるチップのさず耳を上げ、中毒体を産の小型化に 対応できるものとしている。かち、半年片女母の田井基 匠への実装を注毛匠反し、信息を収への実験を放の向上 を可能としている。なしくは、内容電子製、外部電子製 とそ一件とした甘食のリード都モ半年在五子 配に 始級 技 ちゃねせがして無定し、似記が集積子部に平田からなる 外部電気部を直移させていることより、単位の小型化を 並成している。そして、上記48からなる外が電板部 を、中部作品千箇に以平方な名で二次元的に配列するこ とにより、甲基金製品の多ピン化を可能としている。 4 日からなる方式を基系を平田ボールとし、二次元的には ガロ電響を配押した場合にはBCAタイプとなり、中 後年就屋のタビン化にも対応できる。また、上記におい -で、中部体系子の幾子が申请体系子の幾乎器の一分の辺 の時中心多数上にそって配包され、リード部は複数の減 子を裏ひように共向しれR一分の辺に沿い赴けられてお り、成年な根差とし、意思性に渡した鉄道としている。 本見男のリードフレームは、上足のような妖杖にするこ とにより、上記録な料止型本報を製品の影響を可能とす ろものであろが、造まのリードフレームと展界のエッチ

とがてもら、二月経の世界に止るするには皮の塩化方法 は、上花リードフレームを吊いて、リートフレームの力 煮菜子最前でない色(石匠)に見みれる広げ、行ちはま 金型により、 ガ南する内部は千世南土モルスするほど思 とは連絡的に対応すら位置に立けられた地質材とそれら はき、リードフレームの打ちはかれた部分が半温体変子 の最子郎にくるようにして、応記は単はそ介して、リー ドフレーム全はモニンは五千へ信載し、リードフレーム の方や却を含む不多の足分を打ちはも色型により切断的 去することにより、内部を子と方式選子を一件としたは、10 Mに連ぶてきるものである。まま場所においては方が変 うモダロキボルス 正上になどした。 七見 味の、半点は果 星の小型化が可能な、且つ、多ピン化が可能な新聞目止 型半導化基度の作品を可能としている。 10008)

【実施例】 本見朝の単設別止型キ基体基度の実施例を以 下、日にそって攻勢する。日1(4)はエヌ友の歌なけ 止型半年に名乗の断定数は位であり、 殴 1 (6)は食器 の意味でである。回1中、100は肥砂灯止気をみない 産。101は中華は世子、102はリード点、102A リード郎、101Aに双子郎(パッド部)、103ほつ イヤ、104は絶縁性を料、10%は低度配、106は 半田(ベースト)からなるガロ電低である。 本実施判据 原封止型半級体格征は、 後述するリードフレームを無い たもので、内部除子部102人、万部総子部102Bモ 一体としたし干型のリード部102モ多数年間保護子1 0.1 上に始身後を打しりくそのして万底し、直つ、力量 粒子割1028先に下田からなるの名を低を心理群10 5 より外部へ突出させて立けた。パッケージを住が耳を 調体密度の面接に特質する形成的止型を高化を含てあ り。四階名妖へ万式される点には、半田(ベースト)を 宿解。 色化して、カリ電子第1028かの 家庭舞と電気 的比征决定机名。本文范内制度引止是中国中国名法、国 1 (b) に示すように、 半点 4 ま子 1 0 1 の 数子 M (パ ッド部)101人は年曜在菓子の中心はLほぞろれ向し て2回づつ、中心無しになって記載されており、リード 第102も、内部電子部102人が真花電子部(パッド 益)に行った収益に半部が食予101の面の方気に中心 **りを挟み対向するように記載されている。 ガジボテジン** 0.2.8 は内部電子部102人から技験リード部102C (8)ドフレームをは300の展話に手先代のレジスト301 を介して対れて位位し、ほぼ中枢体化子の新聞をでに並 - た位置で半導化工子面に収欠する方向に、 豚皮リード 102CがL下に色がり、お気は子思1028にその先 ■に位置し、半年なま子の岳に平月な岳方内で一次元的 こ配列をしている。かち、中心はしも飲みで刃の方以前 ¹毎102日の配列を設けている。そして、8カビ以子 『に連絡させ、年田(ペースト)からならの気に低10 ・毛朝政略105よりがおに立出させて及けている。 1. 純純度度料 1 0 4 としては、1 0 0 p m 年のポリイ

*** .*

と言)(果いたが、他には、シリコン文成ポリイミド) TA)(15(巨なペークライトは気食化)や単硬化な 度军户HC52C0(医阴禁延发式全位位置) 不成的生 げられる。上花実を色では、 キ田ベーストからなる丸 鮎 幸越であるが、この気分は年田ボールに代えてしまい。 周、本文先列を提到止な平成作名のは、上記のように、 パッケージ配在が数半点在金色の圧性に発音する。心は 的に小型化されたパッケージであるが、食み方向につい ても、私1、0mm乗以下にすることができ、吊型も向 甚葉を、4点年夏子の双子墓(パッド戦)に向い2別に 紀式したが、半温体象子の電子の位在を二次元的に配成 し、大郎菓子配と外部菓子製との一体となった見みを頂 な。 4 3 4 4 千の 8 千 差 制に二次元的に配発して存 数 十 ることにより、本点はま子の、一層の多ピン化に十分対 ETES.

【0009】 次いで、 士見明のリードフレームの玄花向 を思げ、名にもとづいて武勢でる。本実場会リードフレ 一ムは、上記天路鉄半線は名献に乗いられたものであ は内型マ子型。1028はた常度子群、102Cに放発(10) ろ。82に実施例リードフレームの平面配を示すしの で、割2中、200はリードフレーム、201は穴名な 子鄉。202は外部第子部、203は世故リード部、2 0.4は正経感、2.0.5はかた感である。リードフレーム は428全(Ni42%のFe含金)からなり、リード フレームの耳さは、内部双子裏のある荷の割でり、05 mm、力製菓子製のある屋具製で O. 2mmである。内 蘇維子郎の対向する先輩部間士を連続する連絡部205 も吊角(0、05mmឆ)にお成されており、使述する 本温弁袋をもか型する森の打ちはき金型にて打ちはさし 38 臭い製造となっている。本実元何では外部粒子供202 は九以てあるが、これに見定はされない。また、リード フレームタ料として42合金を無いたがこれに発定され ない。似来自までも良い。

【0010】 本に、上記言第六リードフレームの製造方 凡を都を思いて然単に放明する。 都4は本実真的リード フレームも製造した工程を示したものである。元で、4 2合金 (N | 4 2×の下e 8金) からなる。 # 2 0. 2 mmのリードフレール 原質 3 0 0 を印象し、底の歯部を 気質可を行い点く点片処理した(即え(a)) 社、リー モ生ぎし、たいした。 (四つ (6))。

まいで、リードフレーム 早 は 3 0 0 の 無 屋 から所 走 の パ グーンなも用いてレジストの系定の異分のみに収免も行 った後、秋彦姫登し、レジストパターン301Aモお成 した。 (四3 (c))

典レジストとでしば食女応允易式会社会のネガ監査状レ ジスト (PMERレジスト) も世界した。次いで、レジ ストパターン301人を刷査配せ取として、57°C. ド系の熱可型性が足取出M122C(日立化成長医療)18、村300の展産からスプレイエッチングして、わねをは

の本面はかな?にデモバシリートフレーニモリなした。 (23 (c)). E2 (b) OU. E2OA) - A2C おける似在区である。このは、レジストモが単したほ。 氏体型型を取したは、 糸之の世所(内部以子以分を含む) 痛戒)のみに止メッキを見を行った。(D3(e)) 出。上記リードフレームの普通工法においては、図2 (b) に示すように、存在部と展末部を形成するため、 が配当下形成面側からのエッテング (変数) を多く行 い、反対症例からは少なのにエッテング (単分) モ行っ た。また、たメッキに代え、発メッキやパラジウムメッ 16 キでも長い。上記のリードフレームの口込方法は、1ヶ の中華は久富をは似てるために必要なリードフレーム! アの製造方法であるが、 値太は生産性の色から、リード フレーム無材をエッテング加工する様、四2にボナリー ドフレームを複数値部付けした状態で作製し、上記の工 姓を行う。この場合は、四でに示す方数部205の一郎 に運ねする仲以(発示していない)モリードフレームの ガ 何に立けて何けけせせとする。

【0011】本に、上足のようにして作者されたリード フレームを吊いた。本兄朝の常在封止型半温は衣屋の女(18) 数半ੜは衣屋の建鉄を可能としたものである。 造方はの実施例を繋にそって放析する。図4は、お実施 興根庭針止型 中端 体学室 の数法工程を示すものである。 回るに糸すようにしてか収されたリードフレーム400 の外部電子部402元成節(五面)とお向する意思に、 ポリイミド系無理化型の発量なる材(テープ)401 (日立化式株式会社型、HM122C) を、400° C. 6 Kg/m' で1. 0 か糸圧をして貼りつけた (図 1(4))。この状態の平衡回を図るに示す。この後月 5 妹を食型405A、4058にて(四4(b))、 xi 南丁省内部准子祭の先端祭を召給する選及召403と、 10 その部分の絶縁性をは(テープ)401とモバちはい た。 (図4 (c))

大いで、おねりちはとお上び丘を黒土豆(06人、40 6 章を用い、外や祭404そさむ不算の記分を切り起す (翻4(d))と共時に、絶縁性者以404を介して平 終終展生407上にリード部408の急圧者を行った。 (#4 (e))

角。この個4(6)に示す。住民リードとを応してリー ドフレーム北井を工人でいるのだは204を含む不量の 部分を切り取しは、智力対止した社に行っても良い。こ (6 の場合には、活本の年度リードフレームを用いたロFP パッケージョのようにデムパー (B示していない) モゴ けると思い。リードは410モニススポティ)1へ存在 した後、フイヤー414により、おお日気子の双子(パ フド) 411Aとリードボ410のMIRF410Aと を電気的に非常した。(日 4(1)) その後、爪皮の金数を吊い、エボキシネの皆なく15で リード無410の外面は子郎4108のみを反比させ て、全井を封止した。(田4(8)) ここでは、異点の主型(日永していない)を思いたが、

死之の缶(かが双子が)もなしが及り止てされば、シャ しも色がは必要としない。ないで、食血されている方式 ロ子郎410日上に半年ペーストモスクリーン印制によ り無木し、半田(ペースト)からなるの式電域も166 作裂し、本見明の製料対入止型半端体状度を作裂した。 (B4 (h))

鳥、本田からなる方似を様々)6 の作音に、スクリーン 印製に発定されるものではなく、リフローまたはポッテ イングあでも、色質器だと半温は営業との皮膚に必要な 食の中田が持られれば点い。

(00121

【発明の必果】本見明は、上足のように、 見なる例辞れ 止型中部体製器の蒸集性化、定義媒化が求められる状況 のもと、早時井供在パッケージサイズにおけるテップの 占有即を上げ。 学級弁禁制の小型化に対応させ、 国外基 低への大な節仰を見れてきる。から、田気高低への大夫 芒広も向上させることができる進作基度の技術も可能と したものであり、広角には虫のTSOP耳の小型パッケ ージに個点であった見なるまピン化を実現した訳程対止

【四面の京単な良気】

【四1】表布例の複数別入数半級作品位の数域が必要及 び三郎に以口

【森2】大馬州のリードフレームの平断側

【召3】共和州のリードフレームの製造工会会

【節4】共馬列の旅館対止室中県は草屋の製造工会部

【即5】 実施的のリードフレームに足及は無材を辿りつ けた状型の平面図

(万号の記載)


301

1 . . .

0 100	配回到止型中联体数型
101	牛场作业子
101A	総子部 (パッド盤)
102	ソード車
102A	* M K K T K
1 0 2 B	的事情干部
102C	はなり一ド番
103	744
104	MBRSH
105	. was
106	平田(ペースト) からなるがま
C 括	
200	ソードフレーム
2 0 1	内保险干部
202	力 部城中部
203	は戻りード車
204	2 日本
20'5	ភេសន
300	リードフレーム ま な

レジスト

Sangara.



Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin

Encapsulated Semiconductor Device

(CLAIMS)

15

20

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
 - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the
 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and

outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
 25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

20

25

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

4. A method for fabricating a semiconductor device 15 including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

10

15

20

25

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

.

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT NATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

•					
			÷		
					y-1 ·
		·			
	,				

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin outer encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Contract States

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[FUNCTIONS]

5

10

15

20

25

Sec. 30.

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device. the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned However, this lead frame can be configuration thereof. fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

. 10

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

(EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin encapsulated to the semiconductor device according illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

10

15

20

and the same of th

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

e distributed for the second of the first

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

···

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

Company of the second